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ABSTRACT
We show that, during inference with Convolutional Neural
Networks (CNNs), more than 2× to 8× ineffectual work
can be exposed if instead of targeting those weights and ac-
tivations that are zero, we target different combinations of
value stream properties. We demonstrate a practical applica-
tion with Bit-Tactical (TCL), a hardware accelerator which
exploits weight sparsity, per layer precision variability and
dynamic fine-grain precision reduction for activations, and
optionally the naturally occurring sparse effectual bit con-
tent of activations to improve performance and energy effi-
ciency. TCL benefits both sparse and dense CNNs, natively
supports both convolutional and fully-connected layers, and
exploits properties of all activations to reduce storage, com-
munication, and computation demands. While TCL does
not require changes to the CNN to deliver benefits, it does
reward any technique that would amplify any of the afore-
mentioned weight and activation value properties. Compared
to an equivalent data-parallel accelerator for dense CNNs,
TCLp, a variant of TCL improves performance by 5.05× and
is 2.98× more energy efficient while requiring 22% more
area.
1. INTRODUCTION
Deep Neural Networks (DNNs) have been finding a grow-
ing number of applications while they are being deployed
over a variety of computing platforms from high-end servers
to mobile and embedded systems. Given the growing im-
portance of DNN workloads and their high computation and
memory demands, specialized hardware accelerators have
emerged. While a few different types of DNNs exist, Convolu-
tional Neural Networks (CNNs) are dominating image-based
applications. Of particular interest are applications where
CNNs are used for inference of input images or video frames.
Accordingly, this work targets the acceleration of inference
with CNNs and specifically, the acceleration of convolutional
layers which tend to dominate execution time in CNNs [1].
Early successes in hardware acceleration for CNNs ex-
ploited primarily their computation structure and the sig-
nificant reuse in their memory access stream, e.g., [1, 2, 3].
Many recent CNN hardware accelerators exploit the various
forms of informational inefficiency that CNNs exhibit. In-
formational inefficiency manifests in CNNs as ineffectual
weights [4,5,6], activations [4,6,7], as an excess of precision,
e.g., [8, 9, 10, 11, 12, 13], as ineffectual activation bits [14], or
in general as over-provisioning, e.g., [15]. A shared goal of
these designs is to reduce the number of operations needed
to execute a CNN.
Accelerators that target zero-valued weights (the corre-
sponding computations can be safely skipped) have received
significant attention due to advances in weight pruning tech-
niques. For example, for the set of state-of-the-art image
classification CNNs considered here (see Section 7), the frac-
tion of remaining non-zero weights after pruning is as lit-
tle as 10% for AlexNet and up to 50% for the more recent
ResNet-50 [16, 17, 18]. Respectively, the performance im-
provement potential is 10× and 2× by weight skipping alone.
Among those accelerators, Cambricon-X targeted ineffectual
weights [5] whereas SCNN targeted also zero-valued acti-
vations [6]. The performance potential from skipping also
zero-valued activations nearly doubles as 40% to 50% of
them tend to be zero [4, 6, 7, 19, 20]. While both designs aim
to remove all relevant ineffectual input values, other inef-
ficiencies limit the final performance and energy-efficiency
benefits. We corroborate these findings in Section 7.3 for
SCNN, the most aggressive and higher performing design.
Work imbalance across processing elements (PEs), per PE
working set sizes, the use of full crossbars to steer individual
products to the respective accumulator arrays, and inter-PE
communication for partial output values are the primary cul-
prits [6].
Given that other sources of hardware- and application-level
inefficiency ultimately limit the performance benefits possi-
ble when skipping all zero values and given that other sources
of ineffectual computations have been identified, this work
revisits the question on which ineffectual computations to
exploit and how to do so. We show that the performance
potential is higher (e.g., 2× to 8× for a pruned AlexNet) if
instead of targeting the zero-valued activations, we target the
dynamic precision requirements or the ineffectual bit content
of all activations. This suggests that a design that exploits
zero weights and the precision requirements or the ineffectual
bit content of activations has a lot more flexibility to sacrifice
ar
X
iv
:1
80
3.
03
68
8v
1 
 [c
s.N
E]
  9
 M
ar 
20
18
some of this performance potential to better balance complex-
ity, area, performance and energy while still outperforming
designs based on zero weight and activation skipping.
Motivated by these observations and to show that they
can have a practical application we present Bit-Tactical, or
TCL for short, a hardware accelerator for CNN inference.
At the weight front, similarly to Cambricon-X and SCNN,
TCL takes advantage of weight sparsity [16,21], if present, to
avoid computations with ineffectual weights. Specifically, in
TCL ineffectual weight elimination is orchestrated statically
by rearranging the weights into an appropriate schedule in
advance of the CNN execution and via a software scheduler.
TCL supports a limited set of weight promotions judiciously
sacrificing some of the scheduling flexibility and thus some
of the performance potential upfront. However, this enables
TCL to use small multiplexers (4- to 8- input multiplexers
prove sufficient for our purposes).
At the activation front, TCL does not target zero-valued ac-
tivations explicitly but does so implicitly so that it can exploit
ineffectual computations found in all activations. Section 2
demonstrates the potential of this approach quantitatively
while Section 5.4 explains why this is so qualitatively. We
present two variants of TCL that deliver different area, per-
formance and energy efficiency trade offs. The first, TCLe,
exploits the lopsided distribution of effectual activation bits:
On average in CNNs less than 10% of the activation bits are
one which means that on average at least 90% of the work
performed when multiplying activations is ineffectual [14].
The second variant, TCLp, exploits the variable precision
requirements of activations to scale execution time propor-
tionally with the number of precision bits the activations need.
This variant benefits from profile-derived per layer precisions
if available. Regardless, at runtime it further trims any pre-
specified activation precisions at a much finer granularity and
to the minimum necessary to represent the specific activation
values at hand. TCLe offers higher performance compared to
TCLp, however, TCLp requires less area and is more energy
efficient.
TCL simultaneously exploits: 1) weight sparsity, 2) the
sparse effectual bit content of activations, and 3) the dynamic
precision variability of precisions at the granularity of a com-
pute block. We find that exploiting these properties results
in nearly multiplicative benefits. Further, TCL benefits the
convolutional layers of both dense and sparse CNNs, while
taking advantage of all activations, ineffectual and effectual.
Moreover, it naturally supports fully-connected layers match-
ing the performance of a conventional accelerator for those
layers.
We highlight the following contributions:
• We demonstrate that more ineffectual computations can
be found if, instead of targeting ineffectual weights and
activations, we choose to target ineffectual weights in
conjunction with either ineffectual activation bits or the
runtime precision requirements of activations.
• We present a front-end weight skipping design that
combines both software and hardware to avoid the area-
and energy-expensive full-crossbars of past designs.
The front-end uses a small multiplexer per weight (4-
to 8-input) and per activation (2- to 4-input) resulting
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Figure 1: AlexNet-ES: Performance improvement potential
when removing ineffectual computations (logarithmic scale).
into an energy- and area-efficient interconnect. It relies
on pre-scheduling of the statically known weights to
make the most of the sparse-hardware connectivity to
eliminate enough ineffectual weights.
• We present our design as an extension over a vector-like
engine which uses adder trees to reduce several products
into a single sum prior to storing into an accumulator.
Zhang et al., note that it was not possible to extend
a similar design to support weight skipping in order
to motivate the Cambricon-X design [22]. We believe
that this work serves as motivation to consider how our
approach can be incorporated in grid-like designs such
as the Eyeriss [19] or the TPU [23].
Experimental results with sparse versions of popular im-
age classification CNNs show that a modest configuration of
TCLe improves performance by 8.67× and is 2.97× more
energy efficient compared to an equivalent dense CNN accel-
erator. In this configuration weights can advance only by up
to 2 positions ahead or up to 5 positions to the side. It requires
only 1.47× more area than the equivalent dense CNN accel-
erator, assuming that it does not take advantage of reduced
precisions to reduce on-chip storage. An equivalent TCLp
configuration is 5.05× faster, 2.98× more energy efficient
while requiring 1.22× more area than the dense accelerator.
Finally, we compare with a design that targets ineffectual
weights and activations.
The rest of this document is organized as follows: Sec-
tion 2 motivates this work by comparing the performance po-
tential of targeting various ineffectual computations present
in CNNs. Section 3 reviews the operation of convolutional
layers in CNNs and presents the baseline accelerator that
targets dense CNNs. Section 4 presents how Bit-Tactical
eliminates ineffectual weights. Section 5 discusses TCLe and
TCLp. Section 7 evaluates the designs. Finally, Section 8
discusses related work, Section 9 discusses limitations, while
Section 10 concludes.
2. MOTIVATION
Figure 1 shows the fraction of total work that can ideally
be removed, expressed as a relative speedup potential over a
machine that performs all computations. It considers the fol-
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Figure 2: Convolutional Layer.
lowing ineffectual computations: A: zero activations, W: zero
weights, W+A: zero weights and activations, W+Ap: zero
weights and the dynamic precision requirements of the activa-
tions, and W+Ae: zero weights and the ineffectual bit content
of the activations. For clarity the figure reports results only
for AlexNet-ES [17], a pruned version of AlexNet. The figure
reports per layer results for the convolutional layers and the
average across all those layers.
Whereas skipping weights or activations alone could im-
prove performance on average by 6.7× or 1.59× respectively,
skipping both boosts the potential to 11.6×. These results
corroborate the findings of Parashar et al., that skipping zero-
valued weights and activations has considerable performance
potential [6]. Furthermore, they show that for all layers most
of the benefits are due to weight skipping.
However, compared to W+A, W+Ap or W+Ae increase the
average potential benefits by more than 2× and 8× respec-
tively to 26× and 58×. Moreover, this increase in potential is
consistent across all layers. This observation suggests that a
design that targets W+Ap or W+Ae has a lot more flexibility
to sacrifice some of the potential from either the W or the
A side in order to better balance complexity, performance,
area, and energy. It is this observation that underpins the TCL
design.
3. BACKGROUND
3.1 Convolutional Layers
A CNN comprises a chain of layers. While there are several
layer types, convolutional layers (CVLs) dominate execution
time for many image related applications [2]. Figure 2 illus-
trates a convolutional layer. An AX ×AY ×C activation array
A is convolved with K FX ×FY ×C weight filters (denoted
F0 · · ·FK−1) producing an output OX ×OY ×K activation ar-
ray O. Each output activation o(x,y,k) is the dot product of
filter Fk with a window, which is an FX ×FY ×C subarray of
the input activation array. Windows are evenly spaced using
a stride S resulting in a grid of dAX/Se×dAY/Se= OX ×OY .
Each output passes through an activation function, typically,
the Rectified Linear Unit (ReLU). A typical layer requires
100s to 1,000s dot product calculations, each of 100s to
1,000s of input weight and activation pairs.
Figure 3 shows an implementation of a CVL as a 6-nested
loop – batching, that is the processing of multiple inputs,
adds another loop. Any permutation of the loops is possible.
Tiling can improve locality which is especially useful when
for wx = 0 to Ax-Fx step S
for wy = 0 to Ay-Fy step S
for c = 0 to C-1
for fx = 0 to Fx-1
for fy = 0 to Fy-1
for k = 0 to K-1
ax = wx + fx
ay = wy + fy
ox = wx / S
oy = wy / S
O[ox, oy, c] +=
F[k][fx, fy, c] * A[ax,ay,c]
Figure 3: Convolutional Layer Calculation.
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Figure 4: Dense NN Accelerator Tile
only a limited amount of on-chip storage is available [19].
Finally, since the multiplications are independent, there are
many different ways in which these loops can be executed
concurrently.
A fully-connected layer can be implemented as a convolu-
tional layer with a single window and where the filters and
the input are of the same dimensions.
3.2 Sparsity
Figure 3 assumes a Dense CNN since it processes all
weights and activations regardless of their value. In prac-
tice some weights are zero and some activations are zero (or
close enough to zero that can be treated as such), and hence
are ineffectual [3, 4, 7, 20, 24]. Weight pruning, which of-
ten requires retraining the CNN, can further increase weight
sparsity resulting into a Sparse CNN [16, 21].
3.3 Dense CNN Accelerator
Figure 4 shows a data-parallel accelerator for dense CNNs
that produces k partial output activations per cycle. It com-
prises k inner product units (IPUs) operating in parallel over
the same set of N activations. Each input activation is mul-
tiplied with k weights, one per filter as follows: Each IPU
accepts a vector of N weights per cycle, one per input activa-
tion, calculates N products, reduces them via an adder tree,
and accumulates the result into an output register. Once a full
window has been processed, usually over multiple cycles, the
output register contains the corresponding output activation.
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Figure 5: A Dense Accelerator with 4 multipliers takes 4
cycles to process a 16-term dot-product regardless of whether
it is (a) from a Dense CNN, or (b) from a Sparse CNN.
A Weight Memory (WM) and an Activation Memory (AM)
respectively provide the weights and the activations. For the
purposes of this work we assume a memory hierarchy simi-
lar to DaDianNao [1]: 1) AM and WM are large enough to
hold a full layer at a time similar to DaDianNao [1] and the
TPU [23], 2) WM can supply N× k weights per cycle via a
single, wide read port, 3) AM can supply N activations per
cycle via a wide read port, 4) weight and activation buffers
hide the latency of AM and WM, and 5) an output activa-
tion buffer collects the results prior to writing them back to
AM. All designs use a 16-bit fixed-point format to represent
activations and weights, a common design choice for most
inference accelerators. For clarity, we assume that when mul-
tiple tiles exist, they are all connected to the same AM which
broadcasts a block of N activations per cycle to all tiles. We
will use the acronym DCNN to refer to configurations of this
accelerator.
Figure 5a shows a schedule of how an example DCNN
with k = 1 and N = 4 would process 4 sets of 4 activation
and weight pairs. Activations and weights are respectively
denoted with alanestep and w
lane
step where lane designate the activa-
tion column and the weight row they appear at, and step is the
order in time in which they get multiplied. In the text, we will
use the notation a[lane,step] and w[lane,step]. Assuming
that each step requires a single cycle, DCNN would process
the 16 products in 4 cycles. Figure 5b shows how DCNN
would process a sparse CNN where some of the weights are
zero (shown as empty boxes in the figure). Since DCNN has
no provision for skipping ineffectual weights, it still takes
4 cycles to process the input. However, only 6 of the 16
products involve an effectual weight. If it were possible to
freely schedule those 6 products over the four multipliers 2
cycles would be sufficient.
The first goal of Bit-Tactical is to deliver a sufficient por-
tion of the benefits possible from eliminating products with
ineffectual weights while avoiding the complexities of an
unrestricted schedule of weights and activations.
4. EXPLOITING WEIGHT SPARSITY
This section explains how TCL eliminates enough inef-
fectual weights. Ineffectual weight elimination in TCL is
scheduled statically by promoting effectual weights in time
placing them in the position originally occupied by an inef-
fectual weight. A software scheduling pass rearranges the
weights once prior to deployment so that they appear at the ap-
propriate weight lane and at the right step when TCL fetches
them at runtime. As a result, a TCL tile can access all k×N
weights it needs per step with a single wide access to WM.
Each effectual weight carries with it a narrow piece of meta-
data that identifies its position in the original dense schedule
so that at runtime TCL can match it with the appropriate
activation.
TCL strikes a balance between weight scheduling flexibility
and energy efficiency. This it achieves by allowing schedules
where only two intra-filter weights “movements” are legal:
lookahead and lookaside. With lookahead an effectual weight
w[lane,step] may advance to replace any ineffectual weight
up to w[lane,step−h] while staying at the same weight lane.
With lookaside a weight can advance “sideways” by d lanes
and by one step in time. That is, a weight w[lane,step] may
replace any weight at w[(lane+d) MOD (N−1),step−1].
Sections 4.1 and 4.2 explain lookahead and lookaside through
an example and Section 4.3 presents their implementation.
While this section restricts lookaside to one step ahead of
time, this is done for ease of explanation. Section 7.4 consid-
ers other lookaside schemes which may advance weights up
to h steps ahead of time that prove advantageous.
For clarity, the rest of this section assumes bit-parallel
multipliers and 16 input/communication wires per activation.
The designs of Section 5 however will use only few wires
per activation, 1 or 4 depending on the design. Furthermore,
the description uses h and d to refer to the options available
for lookahead and lookaside. In practice 2 and 5 respectively
prove sufficiency.
4.1 Weight Lookahead
Figure 6 shows an example of lookahead for the sparse
filter of Figure 5b. The DCNN schedule from Figure 5b
is shown for reference, and parts (a) through (c) illustrate
how lookahead h = 1 reduces execution time to 3 cycles.
Like DCNN, the example TCL configuration can process
4 products per cycle. Conceptually, lookahead amounts to
establishing a sliding window of h+1 within which weights
can be promoted over ineffectual weights that appear on the
same lane. In Figure 6a and cycle 0, lookahead fails to utilize
weight lane 2 since weight w[2,2] is at lookahead distance
2. In Figure 6b and cycle 1, lookahead promotes w[2,2] to
replace w[2,1]. However, w[3,3] is out of reach as lane 1 is
now processing w[1,1] limiting lookahead to weights that
appear up to step 2 in the dense schedule. As there are no
longer any weights to process in step 2, the lookahead window
now progresses two steps such that, finally, in Figure 6c and
cycle 2, w[3,3] is processed.
Since weights are statically promoted along their respective
lane, TCL must pair them with the corresponding activation
at runtime. As the figure shows, to achieve this pairing TCL
requires that all activations for the full lookahead window be
available. For each weight lane, there are now 2 activation
lanes corresponding to time steps t and t + 1. TCL selects
the appropriate activation via a per weight lane 2-to-1 multi-
plexer. The control signal for the multiplexer is determined
statically when the schedule is created and is stored along
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Figure 6: TCL Accelerator with Lookahead of 1 processes the sparse NN of Fig. 5b in 3 cycles.
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Figure 7: TCL with Lookahead of 1 and Lookaside of 1 processes the sparse NN of Fig. 5b in 2 cycles, the minimum possible.
with the weight. In general, for a lookahead h and per weight
lane, TCL uses h extra activation lanes and an (h+1)-to-1
multiplexer to select the appropriate activation. Section 4.3
explains how supporting a wider group of activation leads
to a practical and low cost implementation. For time being
suffices to recall that the activation lanes are shared among k
filters per tile and thus their cost is amortized over multiple
weight lanes. Moreover, Section 7 shows that most of the
benefits possible with lookahead can be had with h≤ 2.
4.2 Weight Lookaside
While lookahead reduces execution time, it does suffer
from lane imbalance as the lane with the more effectual
weights will determine the number of steps needed to process
a window. Lookaside introduces additional flexibility by al-
lowing a weight lane to “steal” work from another lane from
the same filter. Recall that all weight lanes per filter feed
into the same adder tree and thus moving weights around
lanes does not affect the outcome. Figure 7 shows how our
example TCL works with lookaside d = 1. Here an otherwise
idle lane can “steal” an effectual weight from its immediately
neighboring lane and from the next time step. In Figure 7a
and at cycle 0, lane 2 “steals” w[1,1] from lane 1 and avoids
staying idle while also allowing the lookahead window to
progress by two steps leading to cycle 1 in Figure 7b. As a
result, in cycle 1 and through lookahead, lane 3 can process
w[3,3] at the same time as lane 2 is processing w[2,2]. In to-
tal, the example TCL with h= d = 1 takes 2 cycles to process
the input, which is the minimum number of steps possible.
Lookaside requires no additional activation lanes when
lookahead is at least 1. It just requires an activation multi-
plexer with more inputs. In general, it needs (h+d+1)-to-1
multiplexers for lookaside h and lookahead d. As Section 4.3
explains, the data input connections for these multiplexers
are statically determined and regular. As with lookahead, the
control signal for the multiplexer is determined statically and
stored along with the weight and it requires lg(h+ d + 1)
bits. The result section shows that h+d+1 = 8 is sufficient.
Adding the ability to “steal” weights from steps beyond t+1
is possible and it would introduce more scheduling flexibility
albeit at an increased interconnect cost.
4.3 Implementation
Figure 8 shows how TCL implements weight skipping.
Figure 8a shows a TCL tile that processes N products per
filter in parallel for k filters. An Activation Select Unit (ASU)
buffers activations as they are provided by the AM and re-
arranges them so that the Weight Skipping Unit (WSU) can
straightforwardly select the appropriate activations.
Weight Skipping Unit: Figure 8b shows a WSU slice. There
is one slice per filter for a total of k slices per tile. The WSU
reads via single WM port a column of prescheduled weights
along with their multiplexer select metadata. In total, the
WSU reads N×k weight and metadata pairs plus an activation
lane control (ALC) field per access. The next section explains
the use of the ALC. In this column there are N weights per
WSU slice and all weights are processed in one step.
Focusing on a single filter slice and as the figure shows,
each of the w1 through wN weights maps onto a separate
weight lane where it feeds one of the inputs of a multiplier P.
An (h+d+1)-to-1 multiplexer selects the second input to the
multiplier. The multiplexer control signal comes from the cor-
responding weight select metadata (ws1 through wsN on the
figure) that the WSU reads from WM. The first multiplexer
input allows a weight to stay at its original dense schedule
position, another h inputs implement lookahead and the final
d inputs implement lookaside.
For each weight wi there are h+1 activations, Ai,0 through
Ai,h, that correspond to a lookahead window of h activations.
For example, for w1, A1,2 is the activation that is at lookahead
2, whereas for wN , AN,h is the activation at lookahead h. As
the next section explains, the ASU ensures that the physical
order of the activations coincides with their logical lookahead
order. This allows WSU to implement lookahead and looka-
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Figure 8: Weight Skipping Accelerator Tile Architecture.
The figure assumes 16b activations. Section 5 will reduce the
number of wires needed per activation to 1 or 5.
side by statically assigning Ai, j signals to multiplexer inputs.
For example, the lookaside 1 connection for w2 is to A3,1 and
its lookahead 2 connection is to A2,2. All WSU slices share
the same (h+1)×N activations.
In the figure, the WSU slice produces N 16b×16b prod-
ucts per cycle (t1 through tN). Those feed an adder tree whose
output accumulates into an output activation over multiple
cycles. Section 5 replaces the multipliers P with AND gates
or shifters to take advantage of activation properties.
Activation Select unit: Figure 8c shows the ASU whose pur-
pose is to generate the Alane,lookahead signals the WSU needs.
Its goal is to ensure that each Alane,lookahead contains the input
activation needed by the corresponding weight lane and a
step distance lookahead. It contains h+1 Activation Block
Registers (ABRs) each holding N input activations. Each
ABR contains the N activations needed by all weight lanes
at some specific lookahead distance l = 0 to h. The ABRs
operate logically as a circular queue with the head register
pointing to the ABR holding the activations at lookahead = 0.
An array of h+1 (h+1)-to-1 multiplexers shuffle the ABR
outputs to the appropriate order generating the Alane,lookahead
signals which are distributed along the weight columns as the
figure shows. The ALC metadata the WSU reads from WM
along with each N× k weight column is used to advance the
head register and implements the sliding lookahead window.
An Activation Buffer (AB) buffers activations as they are
read from AM. The AB has h+1 banks, each connected to
one ABR via a dedicated single read port. This way, any
number of ABRs can be updated per cycle concurrently ef-
fectively advancing the lookahead window as instructed by
the ALC metadata. This arrangement enables TCL to also
skip over columns comprising ineffectual weights only.
5. EXPLOITING ACTIVATIONS
While weight skipping exploits weight sparsity it does not
exploit any of the potentially valuable properties of the acti-
vations. We present two TCL variants, TCLe and TCLp that
deliver different area, performance, and energy efficiency
trade offs. TCLe exploits the effectual bit content of activa-
tions and given enough resources outperforms TCLp. TCLp
exploits fine-grain dynamic activation precision variability
and requires fewer resources than TCLe. Compared to DCNN
both designs deliver benefits for all activations, ineffectual
or not, they deliver benefits for both sparse and dense CNNs,
and can execute fully-connected layers without modification.
Section 5.1 discusses TCLe and Section 5.2 discusses TCLp.
Neither design attempts to eliminate ineffectual activations.
However, as Section 5.4 explains, both deliver some of the
benefits possible from ineffectual activations while at the
same time benefiting also from effectual activations.
5.1 TCLe: Effectual Bit Content
TCLe is motivated by the observation that in dense CNNs
on average more than 90% of the activation bits are zero and
thus are ineffectual during multiplication [14]. Even if zero
activations could be eliminated, the fraction of ineffectual
activation bits remains higher than 75%. Section 2 showed
that this lopsided distribution of effectual vs. ineffectual
activation bits persists in the sparse NNs studied here.
TCLe’s goal is to exploit this abundance of ineffectual
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Figure 9: Adding the capability to skip ineffectual activation
bits.
activation bits to complement the benefits delivered by elim-
inating ineffectual weights. For this purpose, TCLe aims to
process only the effectual bits of activations bit-serially over
time. For example, ideally, TCLe will process the activa-
tion value {0000 0000 1000 1111b} over 3 cycles respec-
tively multiplying the corresponding weight by the following
signed powers of two: {+27, +24, -20}. These powers
are the Booth-encoded representation of the activation value.
In general, this approach results in execution time that is
proportional to the number of effectual activation bits. How-
ever, since now activations are processed bit-serially, over-
all throughput will be lower if TCLe processes only N×N
weight and activation pairs per cycle. TCLe compensates
for this loss of throughput by processing 16 activation win-
dows in parallel thus always matching or exceeding DCNN’s
throughput. As a result, the same weight can be reused over
the 16 windows and the WM interface remains as-is. How-
ever, all lanes that feed a common adder tree are best to
remain synchronized across activation groups, that is, all
have to wait for the one processing the activation with the
most effectual bits to finish before proceeding with the next
group of activation values.
5.1.1 TCLe Implementation
TCLe adapts the Pragmatic accelerator (PRA) design for
processing activations [14]. PRA targets dense CNNs and
exploits ineffectual activation bits to deliver execution time
that is proportional to the effectual activation bit content. To
do so, PRA processes activations bit-serially, one effectual
bit at a time. A per tile unit converts the activations into a
stream of effectual powers of two, or oneffsets after applying
a modified Booth Encoding. Since PRA multiplies a weight
with a power of two each cycle, a shifter is sufficient instead.
The oneffsets sign is used to add or subtract the shifted weight
via the adder tree. To guarantee that PRA always matches or
exceeds the throughput of an equivalent bit-parallel design,
PRA processes concurrently 16 activation windows. This
allows Pragmatic to reuse the same weight across 16 IP units.
Albericio et al., detail the PRA design [14].
Figure 9 shows a TCLe tile. The k IP units have been ex-
panded into a grid of 16× k simpler IP units. The original
WSU is sliced in 16 columns, WSU/0 through WSU/15, one
per column of k IPs. Each of those 16 columns corresponds to
a different window. Each IP has a 16-input adder tree and in-
stead of N multipliers it has N shifters. Each of these shift the
16b weight input as directed by the activation oneffset input.
All IPs along the same row share the same w and ws signals
and they all perform exactly the same lookahead and looka-
side activation selections. Whereas in the design of Figure 8
the per weight lane multiplexers selected a 16b activation,
here, the per weight lane and per IP multiplexers select a 3b
activation oneffset. These oneffsets encode a shift by up to
3 positions plus a sign. For each column, a corresponding
ASU slice provides as before data for N activation groups,
one per weight lane, each containing data for h activations to
support lookahead. However, unlike Figure 8 instead of 16b
activations, the ASU provides 3b oneffsets. Since all WSU
columns execute the same weight schedule, all 16 ASU slices
access the activation buffer in tandem and share the same
activation selection logic and signals.
5.2 TCLp: Precision
An alternative to exploiting the effectual bit content of ac-
tivations is to exploit their precision requirements. The preci-
sion activations need varies across networks and across layers
and can be determined through profiling, e.g., [9]. TCLp aims
to exploit this precision variability to reduce execution time
proportionally. Compared to the baseline precision of 16b,
TCLp would ideally reduce execution time by 16/p where
p is the precision activations use. For this purpose, TCLp
adopts the Stripes (STR) accelerator tile design [13]. STR
processes activations bit-serially and thus takes p cycles to
process an activation represented in p bits. As with Prag-
matic, to compensate for the loss in computation bandwidth
compared to a bit-parallel design, STR processes 16 windows
in parallel. This way it guarantees that its execution time
will be at most the same as that of an equivalent data parallel
design. Instead of multipliers, STR uses AND gates. The
implementation of TCLp is virtually identical at the block
level to that of TCLe which was shown in Figure 9. The
primary difference is that the ASU now sends activations a
single bit at a time instead of a single oneffset at a time, and
does not need to encode activations as oneffsets. The overall
cost is lower. Fewer wires are required per activation, there
are no shifters, and the input width of the adder tree is 16b.
5.2.1 Dynamic Precision Reduction
While STR used profile-derived precision requirements,
Lascorz et al., observed that a profile-derived precision for
a layer is bound to be pessimistic for two reasons: 1) the
precision must accommodate any possible input, and 2) the
precision must accommodate all activations for the layer [25].
However, in practice only a limited set of activations for
one specific input will be processed concurrently at runtime.
Moreover, given that most activations tend to be near zero,
this approach significantly reduces the precision needed per
group of concurrently processed activations. The precision
needed for each activation group is detected when the preci-
sions are read from the AM and communicated along with
activation values. Both TCLp and TCLe incorporate this
technique. For TCLp dynamic precision reduction reduces
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execution time while for both TCLp and TCLe it reduces the
number of bits that needs to be sent after reading the activa-
tions from AM. Recall that TCLe generates oneffsets locally
at each tile.
5.3 Interaction with Weight Elimination
While increasing lookahead may eliminate more weights,
it will also decrease the effectiveness of the activation opti-
mizations. Specifically, in both STR and Pragmatic a group
of concurrently processed activations has to wait for the slow-
est activation to process before advancing for the next group.
For example, in Pragmatic it is the activation with the highest
number of powers of two that determines how many cycles
would be required for the whole group. As the degree of
lookahead increases, TCLe and TCLp have to consider all
activations within the lookahead window. The wider the
lookahead window the higher the impact of such “bottleneck”
activations. Lookaside has no further effect as it uses the
activations at a lookahead distance of 1 which are included
in the synchronization group when lookahead is at least 1.
5.4 Ineffectual Activations?
Nearly half of the activations in CNNs tend to be ineffec-
tual [4,6,7,19] yet TCL does not attack ineffectual activations
head on. However, by attacking dynamic precision variabil-
ity or ineffectual bit content, TCL delivers benefits for both
ineffectual and effectual activations alike. Let us consider a
hypothetical bit-parallel DSPARSE accelerator that can skip
all ineffectual activations. Clearly for the effectual activa-
tions, TCL will be at an advantage since DSPARSE does not
target them. However, anytime TCL does not completely skip
an ineffectual activation this represents an opportunity loss
compared to DSPARSE. The key insight is that on average,
this opportunity loss will be a lot less than “one unit of work”
per ineffectual activation. Consider for example, the extreme,
yet illustrative case where all activations that are processed as
a group by TCLe happen to be zero. TCLe will process them
in a single cycle which represents an opportunity loss of only
1/16 vs. DSPARSE since TCLe processes each activation
bit-serially. In general, when TCLe processes an ineffectual
activation over p cycles, the opportunity loss is p/16. Given
that on average less than 10% of the bits are effectual, the
opportunity loss of not completely skipping ineffectual acti-
vations is expected to be low. A similar reasoning applies to
TCLp as well.
In either case, ineffectual activations, dynamic precision
variability and ineffectual activation bits are consequences
of the distribution of activation values in CNNs: often most
activations cluster near zero and a few spike with values far
away from it. For image classification CNNs, on average
about 45% of activations were found to be zero even after
reducing their precision per layer [7]. In contrast, on average
more than 90% of the activation bits are found to be zero
suggesting that the potential for performance improvement
is much higher if we target ineffectual bit content. Dynamic
precision reduction acts as a lower-cost proxy for ineffectual
bit content.
6. MULTI-TILE ARCHITECTURE
Figure 10 shows an Bit-Tactical architecture with multiple
© Islam Atta                     16
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Figure 10: A Multi-Tile Bit-Tactical.
Parameter Value
Weight Lanes Per Filter 16
Filters Per Tile 16
Tiles 4
Lookahead 0-7
Lookaside 0-6
WM Per Tile 2MB
AM 4MB (total)
Precision 16-bit
Per Tile Activation Buffer 2KB
Table 1: Baseline and Base TCL configurations.
tiles. Each tile has its own local slice of the AM, a local WM
(not shown), an input activation buffer and an output activa-
tion buffer. A dispatcher per AM slice reads the appropriate
activations as in STR or Pragmatic while also accommodating
the lookahead needs of TCL. To reduce energy and bandwidth
requirements, the dispatcher uses profile-derived per layer
precisions to read only as many activation bits as necessary
from AM [9]. Prior to broadcasting each activation group to
all tiles, it trims the activations further by dynamically detect-
ing the precision necessary given their values [25]. Locally
then each tile consumes their activations at their own pace.
The buffers (same as in Figure 8c) determine how far apart
the tiles can be in the activation space. Locally, each tile can
perform further processing, for example for TCLe we can do
encoding to powers of two.
7. EVALUATION
A cycle level simulator is used to evaluate the relative
performance of TCL and its variants by modeling execution
time for convolution and fully connected layers. Table 2 lists
the pruned CNNs studied here and their static and effective
weight sparsity which are respectively the ratios Zero WeightsTotal Weights
and Multiplies with Zero WeightTotal Multiplies . The effective weight sparsity is
a more relevant metric as it is directly proportional to per-
formance potential. All area and energy measurements were
performed over layout using circuit activity for representative
data inputs. The layouts were generated for a TMSC 65nm
technology using Cadence Innovus after synthesizing them
with Synopsys Design Compiler. We used the typical case
design library as it yields more pessimistic results for our
designs. All designs operate at 980MHz and the results are
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normalized against the DCNN accelerator design detailed in
Table 3. SRAMs were modeled via CACTI [26] and eDRAM
via Destiny [27].
The rest of this section is organized as follows: Section 7.1
reports performance improvements when TCL skips weights
only and identifies a few candidate configurations for further
exploration. Sections 7.2 evaluates the performance, area, and
energy efficiency of TCLe and TCLp. Section 7.3 compares
with a state-of-the-art sparse accelerator. Finally, Section 7.4
shows that it is possible to further improve performance by
not restricting the lookaside connections to one step ahead.
7.1 Weight Sparsity
Here we evaluate TCL when it exploits only weight sparsity.
We explore a spectrum of design points with varying looka-
head and lookaside, and compare their performance to the
DCNN architecture. We consider combinations of lookahead
h and lookaside d such that h+d−1 = 2n, and n = {2,4,8}.
We restrict attention to designs where the lookaside connec-
tions are to exactly one step ahead. Section 7.4 will show
that further benefits are achievable when this restriction is
relaxed.
Figure 11 reports speedup vs. DCNN where configurations
are annotated as “MUX-n 〈h,d〉”. Using a larger multiplexer
as expected always results in better performance regardless
of the lookahead and lookaside mix. For a fixed multiplexer
input size adding a small number of lookaside inputs by “sac-
rificing” lookahead inputs offers a significant marginal gain
in performance. For example, this can be seen in the transi-
tion from MUX-4 〈3,0〉 to either MUX-4 〈1,2〉, or MUX-4 〈2,1〉.
Lookaside is the only mechanism that allows a weight lane
heavily populated with effectual weights to distribute its load
to neighboring ones, thus reducing weight lane imbalance.
Yet, it is generally unlikely for some weight lane to have
multiple adjacent “heavy” lanes. Thus, arbitrarily expanding
the lookaside window yields diminishing returns. Similarly,
adding large lookahead will impact the effectiveness of the
activation handling back-end as per Section 6.
Performance with AlexNet-ES is generally higher than
with AlexNet-SS. The weight pruning method used in
AlexNet-ES is distribution-aware which translates to less
imbalance across weight lanes in TCL. This result motivates
work on TCL-aware pruning methods and in improving the
statically generated weight schedule.
In general, even when most weights are zero, the looka-
head h limits the maximum possible speedup from weight
skipping to (h+1)×. Taking into account the weight sparsity
of the studied networks, and the potential that exists for any
given lookahead choice, the results show that TCL captures a
significant potion of this potential. For example, MUX-8 〈2,5〉
improves performance with resnet50-SS by nearly 1.4X , a re-
spectable showing given that this network’s effective weight
sparsity is about 45% and that the maximum speedup possi-
ble, if all weights were zero, would have been 3×.
Since adding lookaside and/or lookahead capability incurs
area overheads due to multiplexer size, variability in wiring,
and the need for more ABRs and wider activation selection
multiplexers in the ASU, any design choice must take this
trade-off into account. The results show that there is a wide
selection of choices that a designer can make to tune their
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Figure 11: Per-network lookahead and lookaside effect on
performance.
design for their specific goals. In the interest of space and
clarity, based on area estimates of a TCLe tile with varying
〈h,d〉 settings through synthesis and layout the rest of the
evaluation restricts attention to the following three config-
urations: MUX-8 〈1,6〉, MUX-8 〈2,5〉, and MUX-8 〈4,3〉. For
clarity, we will identify them with “〈h,d〉” from this point
on.
7.2 Activations: TCLe and TCLp
7.2.1 Performance
Figure 12 reports the relative to DCNN performance of
several TCLe and TCLp configurations and for all layers.
Adding the capability to exploit precision variability mostly
complements ineffectual weight skipping. On average, even
the least capable TCLp〈1,6〉 (as per the results of Section 7.1)
improves performance by 4.6× over DCNN. The benefits
are much higher for the Alexnet variants than for Googlenet-
SS and ResNet50-SS. Alexnet has only a few layers which
are larger by comparison to the other two networks. As a
result, the units are better utilized. For these results we do
not restrict the rate at which activations can be read from
AM. We do so to demonstrate the potential of TCLe and
TCLp. Depending on the application needs, the AM and
the interconnect have to be designed to balance cost vs. the
desired performance. Given that the access pattern is regular
and strided, banking and distributing AM should be sufficient
to sustain the improved processing rate.
All TCLe configurations outperform any TCLp configura-
tion which is expected since the potential from exploiting
ineffectual activation bit content [14] is much higher than
that of exploiting precision [13, 25]. However, there overall
performance benefit is lower than what the ineffectual bit
content would suggest. Cross activation lane synchronization
is the culprit here as all activation lanes within a lookahead
window have to wait for the activation lane with the most
oneffsets to finish before advancing to the next lookahead
window. This is more pronounced for ResNet50-SS where
increasing lookahead results in less performance benefits.
This also explains why TCLe〈1,6〉 the TCLe configuration
with the least lookahead generally outperforms TCLp〈4,3〉.
9
Static Weight Effective Weight
Network Sparsity (%) Sparsity (%) Acronym
AlexNet-Eyeriss [17] 90.6 86.4 AlexNet-ES
AlexNet-SkimCaffe [18] 87.5 79.4 AlexNetS-SS
GoogLeNet-Eyeriss [17] 66.1 74.8 GoogLeNet-ES
GoogLeNet-SkimCaffe [18] 78.0 61.6 GoogLeNet-SS
ResNet-50-SkimCaffe [18] 50.4 44.9 ResNet50-SS
Table 2: Networks Studied.
Accelerator Configuration Performance Power Area Frequency Tech. Node
DCNN [1] 4-16-16 1 Tmul/sec 6.94 Watt 29.68mm2 980 Mhz 65nm
Table 3: Baseline Accelerator. Configuration is labeled as “Tiles - Filters/Tile - Products/Filter”.
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Figure 12: Performance with TCLe and TCLp.
overall, while TCLe generally outperforms TCLp, it is a more
expensive design as it requires more wires per activation than
TCLp. The next two sections report their relative area and
energy efficiency. A designer can take into account this trade
off to decide which design is best suited for their application.
7.2.2 Energy Efficiency
Figure 13 reports the energy efficiency of the TCLe and
TCLp configurations relative to DCNN. All designs prove
more energy efficient as the performance benefit far out-
weighs the additional hardware power cost. TCLp is generally
more energy efficient than TCLe which is expected as it is a
lower cost design. Across the three configurations TCLp is
2.90x more efficient than DCNN, while TCLe is only 2.32x
more efficient. The most efficient configuration is TCLp〈4,3〉
with 3.25x relative energy efficiency.
7.2.3 Area
Table 4 reports the area for various accelerators. For
clarity, we report detailed breakdowns only for TCLe〈1,6〉,
TCLp〈1,6〉, and DCNN. The area vs. performance trade off
is sublinear which suggests that even if performance could
scale linearly for DCNN it would still trail in performance
per area. In practice performance in DCNN scales sublinearly
with area as the typical filter count, and the typical dimen-
sions of the filters, the input and the output result in higher
underutilization for wider configurations of DCNN.
The area differences among the configurations studied are
negligible. Since the sum of lookahead and lookaside is the
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Figure 13: Energy Efficiency with TCLe and TCLp.
same for all configurations. Overall, most of the area is in the
memories and to a lesser extend in the SIPs.
7.3 Comparison With a Sparse Accelerator
To compare our design with an existing sparse accelerator
on the same networks we implement a cycle level perfor-
mance model of SCNN [6] with the same number of multipli-
ers (1024) as TCL. This design partitions activation feature
maps in the X and Y dimensions and distributes them to an
8×8 array of processing elements (PEs). Each PE holds a
copy of the weights and computes the local convolution with
16 multipliers to perform a 4×4 Cartesian product per cycle.
Non-zero activations and weights are fed in with their corre-
sponding coordinates and the resulting products are mapped
to 32 accumulator banks using a 16 to 32 crossbar. In the
case where two products map to the same accumulator the
pipeline incurs a stall. The activation partitioning requires
that PEs exchange partial sums to compute the overlapping
activations. We assume each PE can send one partial sum to
each of its neighbors per cycle. For layers using a non-unit
stride we partition the weights and activations according to
the mutually exclusive groups of outputs that they produce.
We assume sufficient off-chip bandwidth to keep the units
busy. Given that SCNN’s peak compute bandwidth for fully-
connected layers is only 1/4 of that for convolutional layers,
here we limit attention only to convolutional layers.
Figure 14 reports the relative performance of SCNN,
weight-skipping only TCL, TCLp and TCLe for the 〈2,5〉
configuration. Dense-SCNN shows SCNN running on the
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TCLe <1,6> area (mm2) TCLp <1,6> area (mm2) DCNN area (mm2)
Compute Core 16.33 9.25 3.2
Weight Memory 12.03 12.03 12.03
Act. Input Buffer 3.66 3.66 3.66
Act. Output Buffer 3.66 3.66 3.66
Activation Memory 7.13 7.13 7.13
Dispatcher 0.37 0.39 -
Offset Generator 0.11 - -
Total 43.29 36.12 29.68
Normalized Total 1.46 1.21 1.00
TCLe <2,5> area (mm2) TCLp <2,5> area (mm2) DCNN area (mm2)
Normalized Total 1.47 1.22 1.00
TCLe <4,3> area (mm2) TCLp <4,3> area (mm2) DCNN area (mm2)
Normalized Total 1.48 1.23 1.00
Table 4: Area Breakdown for TCLe and TCLp.
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Figure 14: Comparing with a state-of-the-art sparse accelera-
tor: Relative Performance.
dense version of each network. On average SCNN on dense
networks is 46% slower than our baseline inner product based
accelerator. This agrees with their observation that inner
product accelerators are better suited to dense networks. One
exception is Resnet50, where SCNN in 48% slower. This is
due to their mapping of the activations to the PE array where
activations are partitioned in the x and y dimensions. For
example the later layers have dimensions (Ax,AY ) = (7,7)
so only one (x,y) is mapped to each PE and the Cartesian
products must be computed one channel at a time. When
we exploit precision and effectual bit content in addition to
weight sparsity in TCLp and TCLe, we achieve a speedup
over SCNN of 2.78× and 4.77×, respectively.
7.4 Alternate Lookaside Promotion Patterns
Thus far, we have assumed lookahead and lookaside pat-
terns must constitute a contiguous window in the time and
lane directions, respectively. However, weight promotions
need not be restricted to continuous vectors in these orthogo-
nal directions only, but may come from an arbitrary coordi-
nate that is a combination of both lookahead and lookaside.
That is, given a lookahead distance of h, it is possible to
implement a lookaside pattern that allows promotion from
any subset of the 16× h positions in this window (where
16 is the filter lane width). Here, we evaluate a sparse pro-
motion pattern that allows weight promotion from arbitrary
locations in the weight stream. The term “sparse” here refers
to the fact that a weight w[lane,step] that can steal from
location [lane+d,step+h] may not necessarily have a con-
nection to steal from locations [lane+ d − 1,step+ h] or
[lane+d,step+h−1].
To simplify the search space, we consider a lookahead
h = 2, a lookaside d = 5, and limit lookaside to a distance
of 7 lanes, for a total of 2+2×7 = 16 possible promotion
connections. Due to power and area considerations, we limit
our study to connectivity that results in h+d = 7 promotion
sites resulting in an 8-input multiplexer (the extra input is for
no promotion).
To perform a search in this space, we begin with all 16
promotion sites connected and iteratively remove the con-
nection that, when removed, results in the smallest perfor-
mance degradation for a given network. This results in a
connectivity pattern tailored to each network that gives im-
proved performance over the 〈2,5〉 design that uses the same
amount of lookahead (therefore having similar area require-
ments). Given that the connectivity pattern is fixed in hard-
ware, we also report results for a fixed checkerboard-like
pattern (“Checkers”) that achieves most of the speedup of
the per-network optimized patterns. Results for LA-2 Max, a
design that allows promotion from any location within a filter
lane and within a lookahead of 2, are shown for comparison.
The network-optimized sparse promotion patterns can offer
up to a 27% performance increase (with GoogLeNet-Eyeriss)
over the standard 〈2,5〉 design, without necessitating any
additional lookahead and associated overhead.
8. RELATED WORK
Recent CNN hardware accelerators exploit properties of
the weights and of the activations to boost performance and
energy efficiency beyond what is possible by mapping the
CNN computation flow alone onto hardware. These proper-
ties include ineffectual weights and activations [4, 6, 7, 24],
precision reduction,e.g., [10, 11], precision variability [13],
and effectual bit content [14]. Due to space limitations we
restrict attention to accelerators that exploit weight and ac-
tivation sparsity. Section 5.4 has discussed how skipping
ineffectual activations relates to precision reduction and in-
effectual activation bit skipping. Here we review specific
designs. Table 5 highlights the following most relevant char-
acteristics of these designs: 1) for which input data it skips
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Skip
MACC
Skip
Memory
Access
Reduced
MACC
Reduced
Memory
Access
Data Routing
Type &
Mechanism
Inner Spatial Dataflow
Cnvlutin IA IA - - Weight-Dynamic/Activation-StaticSparse at Input: Independent Weight Ports
Dot Product
Reduction
Cambricon-X IW IW - - Weight-Static/Activation-DynamicDense at Input: Activation Crossbar
Dot Product
Reduction
SCNN IA+IW IA+IW - - Weight-Dynamic/Activation-DynamicDense at Output: Product Crossbar Cartesian Product
TCLe/TCLp IW IW IA+EA IA+EA Weight-Static/Activation-DynamicSparse At Input: Sparse Shuffling Network for Activations
Dot Product
Reduction
Table 5: Qualitative Comparison of CNN Accelerators.
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Figure 15: Performance with a sparse promotion window for
TCL.
the multiply-accumulate computation, 2) for which input data
it avoids a memory reference, 3) for which input data it per-
forms a reduced cost multiply-accumulate, 4) for which input
data it performs a reduced cost memory access, 5) how is the
input data routed to the appropriate compute unit or storage
unit, and 6) the ordering used to compute inner-products.
Cnvlutin skips both the computation and the memory ac-
cess for ineffectual activations (IA). It requires no special
input or output routing mechanism other than independent
weight ports per group of weights that pair up with each
activation [7].
Cambricon-X exploits ineffectual weights (IW) in an inner
product based accelerator [22]. Non-zero weights are com-
pacted in memory and tagged with deltas (distance between
weights). Each cycle one PE (equivalent to our inner product
unit) fetches 16 weights and selects the corresponding 16
activations from a vector of 256. Chained adders are used
to decode the deltas into absolute offsets. It uses a 256-wide
input activation crossbar to pair up activations with the cor-
responding weights. This approach is similar to TCL with
a very large 16x16 lookahead window and encoded mux se-
lects. This requires a memory interface for 256 activations,
16 times that of DianNao [2]. The authors discuss that this
activation bandwidth makes their approach impractical for
scalable accelerators like DaDianNao [1].
SCNN skips computations and memory accesses for both
ineffectual weights and ineffectual activations [6]. It com-
pacts weights and activations in memory where only the
effectual elements are stored each followed by the number of
ineffectual elements that have been omitted. A 16×32 out-
put crossbar routes multiplication results to 32 accumulator
banks. SCNN is designed to minimize input read bandwidth.
Since SCNN uses 4x4 Cartesian Products it is only able to
use 4 of the 16 multipliers for FCLs which have no weight
reuse.
TCL skips computations and memory accesses for inef-
fectual weights albeit to a different degree than SCNN or
Cambricon-X. It reduces the bandwidth and energy cost of
the memory accesses for both ineffectual and effectual ac-
tivations (EA). It matches activations and weights using a
hybrid input weight-static/activation-dynamic approach since
it utilizes a sparse shuffling network for the input activations
and restricted static scheduling for the weights.
To capture sparsity, SCNN and Cambricon-X use a dense
hardware interconnect. SCNN uses an output crossbar
whereas Cambricon-X uses an input crossbar. TCL uses a
sparse input interconnect to capture a sufficient number of in-
effectual weights and compensates for the loss in opportunity
by targeting all activations instead.
9. LIMITATIONS
We presented an implementation of TCL that builds upon
the vector-like approach of DaDianNao. Other accelerators,
such as Eyeriss, SCNN, or the TPU favor instead a grid-like
PE organization. It would be interesting to further consider
a grid-like design that uses the same principles as TCL to
exploit its different combination of ineffectual computations.
However, we believe that this work stands on its own for the
following two reasons: First, it demonstrates that a particular
combination of ineffectual computations offers greater poten-
tial than past considered options. Second, it proves that it is
possible to exploit this combination in practice via a practical
design. For these reasons, this work motivates studying how
TCL’s approach interacts with grid-like designs. We believe
that TCL approach is compatible with such designs.
We assumed that all the data for each layer can fit on-chip
using appropriately sized eDRAMs. Other designs such as the
TPU or DaDianNao employ large on-chip eDRAMs. How-
ever , depending on the network and the design constraints it
will not always be possible to fit all data on chip. For exam-
ple, for image classification networks, the inputs are likely
to grow larger following the trend toward higher resolution
image sensors. Accordingly, these observations point to two
follow up studies. The first would be to revise the on-chip
memory hierarchy to utilize either additional levels, such as
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SRAM buffers for the weights and activations. Past work
has shown that it is possible to effectively use the significant
reuse in the data stream to greatly reduce the need for off-chip
accesses [19, 28]. The second, potentially complementary
study, would need to look at how to block the processing of
larger networks when the on-chip storage space is limited,
e.g., [23, 28]. Nevertheless, we believe that this work again
serves as the motivation for these follow up studies.
While we have shown that TCL can outperform an SCNN
that has the same peak computation bandwidth, we did not
study in detail how the overall energy consumption compares
between these two implementations. Presently this study is
not directly possible because it would require revisiting the
memory hierarchy design for TCL as described earlier in this
section. This is necessary as SCNN uses relatively small
buffers to hold its data. It would also require revisiting the
way activations and weights are partitioned and scheduled
across tiles. However, we believe that TCL is not fundamen-
tally incompatible with the grid-like approach of SCNN nor
with the use of a multilevel memory hierarchy. Moreover,
while SCNN is optimized for reducing data movement espe-
cially for the inputs, it has to route each individual product to
an accumulator bank either within the PE or to neighboring
PEs. Moreover, filters are replicated across tiles as necessary.
InTCL activations are presently broadcast to all tiles since
the filters are not replicated. Moreover, several products are
reduced together in the adder trees. Hence there are fewer re-
sults of a multiply-accumulate that are being communicated.
At the weight inputs, TCL still processes some weights that
are zero. However, the overall input bandwidth for weights
should be reduced proportionally to the speedup gained by
weight skipping alone. Accordingly, the relative overhead
would be lower compared to a dense network. Furthermore,
by using precision it should be possible to reduce the storage
requirements and bandwidth for both weights and activation.
As with the other limitations discussed earlier, we believe that
this study serves as motivation for future work to addresse
them.
10. CONCLUSION
We showed what combination of input value properties
is better to exploit and how to do so with a practical design.
We believe that TCL is a compelling design for hardware
acceleration of CNNs for two reasons:
• TCL does not require any changes to the CNN to deliver
benefits. It offers immediate benefits for CNNs, sparse
or not, as long as they exhibit dynamic precision vari-
ability or ineffectual activation bits. CNNs are expected
to naturally exhibit both these properties since they are
a byproduct of how CNNs work at the fundamental
level: activations typically follow a distribution where
most values cluster near zero with only a few spiking
for a given input. While TCL does not attack ineffec-
tual activations head on, Section 5.4 explains that by
attacking dynamic precision variability and ineffectual
bit content, TCL delivers benefits for both ineffectual
and effectual activations alike. A key insight is that in
TCL the opportunity cost of not completely eliminating
ineffectual activations is only a fraction of that incurred
by bit-parallel accelerators. Targeting other activation
values properties for all activations results in benefits
that exceed the opportunity lost from not completely
eliminating the ineffectual activations.
• TCL rewards CNN designers for changing the CNN.
Specifically, it rewards optimizations that increase
weight sparsity, reduce activation precision, or increase
zero bit content for activations. TCL will “incentivize”
CNN designers and researchers to further refine such
techniques by offering gradual yet immediate benefits
for any such advances. For this reason, TCL can acceler-
ate innovation along the aforementioned design fronts.
Eventually, if these efforts mature to a sufficient degree,
more specialized hardware designs can take over.
While in this work we limited attention to designs with
large on-chip memories, future work should consider designs
with limited on-chip storage. We also ignored opportunities
for further reducing storage for weights such as exploiting
statically derived precisions for weights [29]. Additionally,
we did not attempt to optimize the weight schedule statically.
These are all interesting directions for future work. We be-
lieve that TCL represents a valuable alternative to existing
options and that it will motivate further innovation in hard-
ware accelerators designs for CNNs and DNNs.
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